



FIG. 1




FIG. 2




FIG. 3




FIG. 4 (a)




FIG. 4 (b)




FIG. 4 (c)

$$t1 = CV / (i1 + i2)$$

$$t2 = T + (CV - i1T) / (i1 + i2) = T + CV / (i1 + i2) - i1T / (i1 + i2) = T(i2 / (i1 + i2)) + t1$$

$$t2 = (1/2)T + t1$$

$$t3 = T + CV / (i1 + i2) = T + t1$$

FIG. 5 (a)




FIG. 5 (b)




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 14




FIG. 15




FIG. 16

PRIOR ART





FIG. 17



The diagram shows a 2-input CMOS NAND gate. The PMOS network consists of four transistors: MP1, MP2, MP3, and MP4. MP1 is connected to IN1 and the output node. MP2, MP3, and MP4 are connected in series between the output node and VCC. The NMOS network consists of four transistors: MN1, MN2, MN3, and MN4. MN1 and MN2 are connected in series between the output node and GND. MN3 and MN4 are connected in series between the output node and GND. The inputs IN1 and IN2 are connected to the gates of MP1, MN1, MN2, and MN3. The gates of MP2, MP3, and MP4 are connected to VCC. The gates of MN4 and MN3 are connected to GND. The output node is connected to OUT.

FIG. 20





FIG. 21

RELATED ART






FIG. 24
RELATED ART




FIG. 25

RELATED ART




FIG. 26
RELATED ART




FIG. 27
RELATED ART




FIG. 28 (a)

RELATED ART





FIG. 28 (b)

RELATED ART







FIG. 31




FIG. 32




FIG. 35




FIG. 36




FIG. 37 (a)




FIG. 37.(b)




FIG. 38




FIG. 39




FIG. 40




FIG. 41




FIG. 42




FIG. 43




FIG. 45




FIG. 46





FIG. 47






FIG. 49




FIG. 50




FIG. 51

